(19)

(11) Publication number: 0

Generated Document.

PATENT ABSTRACTS OF JAPAN

(21) Application number: **63005366**

(51) Intl. Cl.: **G06F 11/22**

(22) Application date: **13.01.88**

(30) Priority: (43) Date of application publication: **18.07.89** (84) Designated contracting states:	(71) Applicant: **HITACHI LTD** **HITACHI DENSHI SER** (72) Inventor: **SUZUKI KAORU** **KANEKO MAMORU** **KANARI MATSUKICHI** (74) Representative:

(54) AUTOMATIC VERIFICATION SYSTEM FOR MAINTENANCE DIAGNOSING MECHANISM

(57) Abstract:

PURPOSE: To automatically verify a fault detecting mechanism and a fault factor analysis processing mechanism of a computer system with high efficiency by generating a pseudo fault from a multi-run with a random number test program and evaluating analysis data on the fault.

CONSTITUTION: A fault recovery processing part 12 is added to a host computer 1 and a random number test program 21 is prepared on a main storage 2. A service processor 3 includes a pseudo, fault generation control part 32, an analysis result detecting part 33 and an analysis result verifying part 34. Then the part 33 reads out a control table of a fault factor analysis data storing file 4 before and after generation of a fault

and retrieves the storing position of the corresponding analysis data based on the difference between read control tables. Then only the corresponding analysis data is read out of the file 4. While various instruction strings are produced from the random numbers after scan-in of error data. Thus a fault is produced by the multi-run with the program 21 which executes said instruction strings. Then a fault detecting mechanism can work in a wide range. As a result, both a fault detecting mechanism and a fault factor analyzing mechanism can be automatically verified with high efficiency.

COPYRIGHT: (C)1989,JPO&Japio